Other carrier-class features include super jumbo frame
support for FE and GE; per-port flow control with no head-of-line
blocking on the SPI-3 interface; a large priority queue buffer based
on external DDR SDRAM with optional parity; and IEEE 802.
Envoy -XE comes bundled with TranSwitch's low-level HAL (hardware
abstraction layer) and high-level service -oriented APIs, which are
license-free and royalty-free.
Envoy and EtherPHAST are trademarks of TranSwitch Corporation. The download
includes an evaluation copy of the Treck TCP/IP stack delivered as a linkable
library that provides full functionality for a limited period of time.

feinler reassembly

----

Layer 2/2. The NPF (Network Processing Forum)
compliant API allows for easy integration with commercially available
Ethernet and MPLS stacks for standard control and management plane
functions.

postel 08900

The ML300 and
ML310 are also available U.

westine hinden

5 Packet Processor is Industry's First Carrier Class
Integrated MAC/switch/traffic Manager with OIF SPI Interface

TranSwitch(R) Corporation (NASDAQ: TXCC), a leading provider of
high-speed Broadband, Switching, and Transport semiconductor solutions
for voice, data and video communications, today announced the
Envoy(TM)-XE, a single-chip Ethernet/VLAN /MPLS switch and traffic
manager for Ethernet in the first mile (EFM) and access applications.

wimmers 08412

The Envoy-XE brings TranSwitch's Envoy product family of
carrier-class Ethernet controllers to a higher level of performance
and functionality. Envoy-XE's standards-compliant marking and
WRED (weighted random early discard) mechanism help relieve congestion
should it start to occur, enabling carriers to provide different
service levels for different types of traffic.

About TranSwitch

TranSwitch Corporation designs, develops and markets innovative
semiconductors that provide core functionality and complete solutions
for voice, data and video communications network equipment.
(Logo: http://www. The 10/100/1000 EMAC peripheral can be configured to use either
the Virtex-4 embedded Tri-Mode EMAC block or the soft Xilinx LogiCORE(TM)
Tri-Mode EMAC.
The Treck stack supports GSRD hardware features for TCP/IP checksum offload
and data re-alignment engines to provide further acceleration capability.

postel mockapetris

Envoy-XE
features three configurable MACs (cMACs), each of which may be
independently configured as eight FE interfaces or one GE interface,
two additional dedicated GE interfaces, and a 48-port SPI-3 interface. TranSwitch, Shelton, CT, is an ISO
9001:2000 registered company. For more information, visit
www.com/cgi-bin/prnh/20020822/XLNXLOGO )
"With the undeniable trend toward Gigabit Ethernet requirements in almost
every application, the GSRD solution with Treck provides a solution to easily
get started," said Dr.
Utilizing an advanced memory controller and dedicated hard embedded
blocks, the GSRD consumes significantly less FPGA resources than competing
solutions while delivering the highest system bandwidth performance making it
the ideal system architecture to build upon.

Treck Embedded TCP/IP Stack
The Treck TCP/IP stack provides high performance TCP/IP software ported to
the PowerPC 405 processor.xilinx. list priced at $4695 and $2495, respectively .
Information on all Xilinx embedded processing solutions is available
online at
http:/ /www. is the worldwide leader of programmable logic solutions.

reassembly munging

TranSwitch Envoy-XE Provides Optimal Alternative to LAN-Class Switches and NPUs

"Envoy-XE is the first device in the MAN/WAN ASIC market to offer
the complete carrier-class feature set demanded by OEMs," said Brian
Stroehlein, product marketing manager for TranSwitch. Treck TCP/IP Protocol Stack and Xilinx Virtex-4 FX PowerPC Core
Achieve More Than 6X Throughput Advantage Over Competing FPGAs

SAN JOSE, Calif. Treck products are built from the ground up for
embedded systems and are configurable for code size and performance
requirements.treck.

reassembly mockapetris

The device
supports all Ethernet Layer 2 formats including untagged frames, VLAN
tagged frames, MPLS, Martini, Q-in-Q, MAC-in-MAC and any other future
standard Layer 2 frame header format or proprietary header. "Xilinx and their partners continue to raise the bar, and the
fact that users can now get a high performance, off-the-shelf FPGA solution is
immensely powerful .
The Multi Port Memory Controller allocates memory bandwidth between the
PowerPC processor local bus interfaces and two data ports. list priced at $495.

hinden 08900

Jerry Krasner, principal analyst for Embedded Market
Forecasters.

08412 smallberg

Using trTCM, ingress service
frames are marked for dropping according to a predefined bandwidth
profile consisting of a committed information rate (CIR) and peak
information rate (PIR). TranSwitch implements global communications
standards in its VLSI solutions and is committed to providing
high-quality products and services.com

Forward-looking statements in this release , including statements
regarding management's expectations for future financial results and
the markets for TranSwitch's products, are made pursuant to the safe
harbor provisions of the Private Securities Litigation Reform Act of
1995. Both Tri-Mode EMACs have been certified by UNH for Ethernet
compliance. Treck's TCP/IP stack implementation is fully RFC-compliant for
interoperability.

0900 satnet

Envoy -XE can be used for offload or replacement of traditional NPU
functions like QoS at Layer 2 (VLAN , MPLS) and Layer 3 (IP ToS), and
VLAN service statistics.transwitch., Xilinx, Inc. (Nasdaq: XLNX ) and
Treck Incorporated today announced the general availability of the Xilinx(R)
Gigabit System Reference Design (GSRD) with the award-winning Treck TCP/IP
protocol stack.
The 10/100/1000 EMAC peripheral includes a LocalLink interface providing a
point-to-point connection that is optimized for streaming communication
applications.S. For
more information, visit http://www. Since the creation of the Treck TCP/IP stack in 1997, the
company has maintained its focus creating easy to use, high performance,
configurable protocols to help its customers make their devices the very best
on the market.

feinler mockapetris

This allows the
processor a direct point-to-point connection to memory.com/products /design_resources/proc_central/index.

munging smallberg

Business Editors/Telecommunications Writers

SHELTON , Conn. Like Envoy-CE2/-CE4, it
aggregates Fast Ethernet (FE) and Gigabit Ethernet (GE) ports to a
SPI-3 interface, but Envoy-XE's switch and traffic management blocks
enable aggregation to one or more Ethernet ports as well. Leveraging the industry standard PowerPC(TM) processor
embedded in the leading edge Xilinx Virtex(TM)-4 and Virtex-II Pro Platform
FPGAs, the powerful combination of the Treck protocol software and Xilinx
platform FPGA technology delivers TCP performance of over 910 Mbits transmit
and over 400 Mbits receive, more than six times faster than any competing FPGA
offering.

westine mockapetris

malis datagrams

satnet 0871

It adds the ability to perform wire-speed Ethernet,
VLAN, and MPLS switching for 75 ports together with traffic management
including MEF- and IETF-compliant dual leaky bucket policer and
advanced scheduling in a single chip.
The ML403 is available now for order U.xilinx. For more information, contact Treck Incorporated at (513) 528-
5732 or visit http://www.

westine hinden

3ah (EFM)
PHY-MAC (media access control) backpressure and OAM loopback.
Envoy-XE includes a forwarding engine, internal 8,192-entry MAC
table, flexible ingress/egress tag/label processing,
MEF-/IETF-compliant traffic manager supporting four classes of
service, 2,048 flows, and 256 kbps granularity; support for 4 ,096
multicast sessions; and per-flow green/yellow/red byte and packet
counters for SLA performance monitoring and billing. "Packet
copies and checksum computation are the two most processor intensive tasks
that occur when processing network traffic, and our avoidance of these issues
makes it the fastest protocol stack available on the GSRD platform."

Gigabit System Reference Design
The four main features of the GSRD hardware design consist of the embedded
PowerPC 405 processor , Multi Port Memory Controller, Communication Direct
Memory Access Controller and 10/100/1000 EMAC Peripheral. Each data port is
attached to the Communication Direct Memory Access Controller providing the
10/100/1000 EMAC peripheral high-bandwidth access to memory.

munging datagrams

"This is not
just a LAN chip repackaged and repurposed for carrier equipment use.

Xilinx Embedded PowerPC Reference Design With Treck Software Delivers Gigabit Ethernet Performance

At the heart of the
system is the PowerPC 405 processor that is used to terminate Treck's IP-based
Internet protocols and process the headers of protocol packets without
touching the payload. The
GSRD design runs on the Xilinx ML403, ML300 and ML310 Development Platforms.

08900 malis

TranSwitch devices for Broadband, Transport and
Switching are inherently flexible, many incorporating embedded
programmable microcontrollers to rapidly meet customers' new
requirements or evolving network standards by modifying a function via
software instruction."

Complete Customer Proven Solution
The Xilinx GSRD is a high-performance Gigabit Ethernet system design
supporting both Gigabit and 10/100 Ethernet using Xilinx Virtex-4 FX or
Virtex-II Pro FPGAs.

datagrams padlipsky

Our device's OIF SPI-3 interface (Optical Interface Forum System
Packet Interface, Level 3) allows for glueless connection to popular
NPUs and SONET/SDH framer/mapper devices, thus shortening development
time and lowering costs. The device is packaged in a 772-pin Plastic Ball Grid Array
(PBGA). Investors are cautioned that these forward-looking statements
regarding TranSwitch , its operations and its financial results involve
risks and uncertainties, including without limitation risks of
downturns in economic conditions generally and in the
telecommunications and data communications markets and the
semiconductor industry specifically; risks in product development and
market acceptance of and demand for TranSwitch's products and products
developed by TranSwitch's customers; risks relating to TranSwitch's
indebtedness; risks of failing to attract and retain key managerial
and technical personnel; risks associated with foreign sales and high
customer concentration; risks associated with competition and
competitive pricing pressures; risks associated with investing in new
businesses; risks of dependence on third-party VLSI fabrication
facilities; risks related to intellectual property rights and
litigation; risks in technology development and commercialization; and
other risks detailed in TranSwitch's filings with the Securities and
Exchange Commission.
TranSwitch is a registered trademark of TranSwitch Corporation.newscom. The proven GSRD solution is
now available for download from the Xilinx website with over 500 hundred
advanced registrations and multiple customer production designs underway.

mockapetris 08900

During periods of
congestion, Envoy-XE preserves high priority traffic over lower
priority traffic."
Envoy-XE offers two rate three color marker (trTCM) policing per
MEF Tech Spec 10 and IETF RFC 2698. Pricing is available upon request. It removes the processor-intense software copy and
checksum computations to provide a high-performance bridge between Treck's
TCP /IP stack and user-developed data interfaces.xilinx.

malis datagrams

Red frames
are always dropped, and yellow frames may be forwarded based on queue
availability. MPI is a glueless interface to TranSwitch's
EtherPHAST (TM)-48 Plus OC-48/STM-16 Framer/Mapper for Ethernet and
SAN. The stack can be used with or without an operating
system and features zero-copy send and receive to deliver maximum throughput.com/gsrd / .

About Xilinx
Xilinx, Inc.com.

postel smallberg

1 release,
the Gigabit System Reference Design and application notes are immediately
available at no charge from http://www.

leffler satnet

Frames in flows below the CIR are marked
green; frames in flows above the CIR but below the PIR are marked
yellow; and frames in flows above the PIR are marked red.
The packet interface can be optionally configured as a Multi-service
Packet Interface (MPI), which offers a Tx-side Payload Length
Indicator (PLI) bus, eliminating the need for an extra buffer stage
and minimizing latency.
Customers can obtain samples of Envoy-XE (TXC-06920) in Q3 of
2005. As a
leading supplier to telecom, datacom, cable television and wireless
markets, TranSwitch customers include the major OEMs that serve the
worldwide public network, the Internet, and corporate Wide Area
Networks (WANs).
Jumbo frames are also supported when used in conjunction with Gigabit
Ethernet.

Pricing + Availability
Now supported by the latest Xilinx Embedded Development Kit 7.S.htm .

08900 08393

The new device is an excellent fit in access
and edge switches and routers, MSPPs/MSTPs (multiservice provisioning
platforms/multiservice transport platforms), IP-DSLAMs, and BTSs (base
transceiver stations).
"Our embedded TCP/IP protocol software is a strong complement to the
Xilinx GSRD because of its true zero copy design and support for TCP checksum
offloading in hardware," said Paul Martin, CEO of Treck Incorporated .com.

About Treck Incorporated
Treck Incorporated designs and develops Internet protocol software for the
embedded systems industry.

transcoding discard

---

- - kjjkjk

Loading...

(Note: These pages use the Atlas Content Safeguard System (ACSS) and require that Javascript is enabled for viewing.)